Home
News
EDA tools
Support
Newsflash
ChipEDA presented a paper
Top Down SoC Floor planning with Re-use
at IPSOC-2006, Grenoble, FRANCE. We presented an innovative flow for top level SoC routing using ChipMason vRAute™ technology.
Main Menu
Home
EDA tools
News
Blog
Search
FAQs
eeTimes
Chip Design Magazine
EDA News & Articles
Home
News
White Papers
White papers
Filter
Order
Title asc
Title desc
Hits asc
Hits desc
Ordering
Display #
5
10
15
20
25
30
50
Item Title
Hits
White Paper: Top-Down SoC Floor planning with Re-Use
2718
White paper: Integration of a data path generation in an ASIC flow
3166
<< Start
< Prev
1
Next >
End >>
Results 1 - 2 of 2
News
( 7 items )
[ Back ]
© 2010 COREUM